insertion delay and skew

On chip variation is taken care by applying derates in clock and datapath. Normally in our design we apply 8-10% derate in clock path. This means reported cell delay will be actual cell delay + 10% of actural cell delay. If your insertion delay is high then your derate factor in delay will also high.
This will directly effect your timing.